I. INTRODUCTION
A S SILICON and GaAs solar cell efficiencies approach their respective fundamental limits, CdTe devices continue to languish at only 67% of their limit owing to excessive nonradiative recombination and the difficulty in forming hole contacts by p-type doping of II-VI materials [1] , [2] . Indeed, the record silicon and GaAs cells have monocrystalline absorbers, while progress in the CdTe field continues to be driven by polycrystalline thin films. Nevertheless, renewed interest in monocrystalline CdTe solar cells has resulted in open-circuit voltages (V oc ) of over 1 V [3] , [4] -a remarkable achievement considering the record polycrystalline thin-film V oc is only 0.887 V [1] . Note though that such polycrystalline devices use a Cd(Se)Te-based alloy absorber material with a ∼90 mV lower bandgap than pure CdTe, effectively limiting the maximum achievable V oc . This still leaves a considerable bandgapvoltage offset (W oc = E g /q − V oc ) of ∼520 mV.
On the contrary, the highest demonstrated voltages in this study corresponding to a W oc of ∼390 mV were achieved using an epitaxially grown double-heterostructure design in conjunction with an a-Si:H hole contact to address the three challenges plaguing CdTe thin films: short bulk carrier lifetimes, high interface recombination velocities (IRVs), and the inability to form a heavily doped p-type contact. The isolation of the n-type CdTe absorber using wide-bandgap cladding layers ensures long lifetimes and low IRV within this region, while enabling a broader choice of materials as contact layers.
Despite their high voltages, the recent monocrystalline devices fall short (in efficiency) of the best polycrystalline devices, in large part because of considerably lower short-circuit current densities (J sc ): the J sc of the monocrystalline cells was approximately 22 mA/cm 2 , whereas the J sc of polycrystalline devices exceed 30 mA/cm 2 . A portion of this discrepancy is due to the ∼90 mV difference in bandgap, accounting for ∼3 mA/cm 2 , but a large part is also due to reflection and parasitic absorption. Here, we present a first set of adjustments to improve the optical and electrical performance of these monocrystalline CdTe devices and bring the cell efficiency up to 20%. These improvements consist of adding a SiO x layer on the top of the indium tin oxide (ITO) electrode to serve as a second antireflection coating and reduce parasitic absorption in the ITO layer, as well as adjusting the magnesium content and thickness of the front MgCdTe barrier to facilitate hole transport, while ensuring low IRVs. We then describe the remaining optical losses and briefly review the electrical losses. Fig. 1 shows a structure diagram of the studied devices. A detailed description of the fabrication methods and processes is discussed in an earlier publication [4] . In addition to passivating the surface of the CdTe absorber itself, the front MgCdTe barrier layer serves as a means to suppress thermionic emission or tunneling of photo-generated electrons into other more defective 2156-3381 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
II. IMPROVED CELL DESIGN
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. layers where they can recombine nonradiatively [5] - [8] . Thus, increasing either the barrier height (magnesium composition) or width has great impact on the measured V oc of a solar cell device-with voltages trending upwards with both [4] . A boxplot comparison of the measured V oc values for samples with different barrier heights and thicknesses is shown in Fig. 2 . For all subsequent devices, a 15-nm-thick i-Mg 0.4 Cd 0.6 Te was chosen so as to minimize the effective IRV and maximize voltage, while ensuring that the accompanying barrier in the valence band does not become so large as to dramatically reduce the fill factor (FF) by limiting hole transport. In addition to the potential drop in FF, increasing the magnesium content further is expected to result in a lower quality interface as the strain increases. Whereas prior studies with similar double-heterostructure samples have shown that barriers with magnesium compositions as high as 46% can be made with high-quality interfaces [6] , the PL intensity and implied V oc degrade as the magnesium composition in the barriers approaches 60%. In addition, even though the trend shown in Fig. 2 might encourage the pursuit of even thicker barriers layers, this is believed to be counterproductive at this point as the maximum V oc with a 15-nm-thick barrier (1.11 V) already reaches the maximal implied-V oc for such an absorber, calculated from luminescence efficiency measurements [9] . On the front of the device, a silicon oxide (SiO x ) layer was added on top of the ITO electrode, following the design suggested by Herasimenka et al. [10] . It serves as the upper layer of a double-layer antireflection coating and increases the conductivity of the ITO due to the hydrogen treatment experienced during the higher temperature hydrogen-containing SiO x growth [10] . With this design, the ITO can be thinned, thereby reducing the level of parasitic absorption in this layer. The thickness of the SiO x layer was optimized through OPAL simulations to minimize the AM1.5G-weighted front-surface reflectance [11] . Fig. 3 shows the simulated front-surface reflectance and frontstack (a-Si:H, ITO, and optional SiO x layers) absorbance for a device with and without SiO x included within the contact stack. The corresponding J sc losses, calculated by integrating over the solar spectrum between 300 and 830 nm, are reduced from 3.3 to 0.6 mA/cm 2 for the reflection loss and from 2.6 to 2.2 mA/cm 2 for the parasitic absorption loss. An increase in photo-generated current density of 3.1 mA/cm 2 is thus expected over earlier designs.
To validate the modeled absorbance of the stack, all three layers-SiO x , ITO, and a-Si:H-were deposited on glass and measured by using a UV-Vis spectrophotometer. Absorption within the individual SiO x , ITO, and a-Si:H layers is difficult to experimentally parse as the interdiffusion between these three layers within the completed device unavoidably changes the absorbance contribution from each layer (hydrogen doping of the ITO from both adjacent layers is one of these changes [11]- [13] ). However, a qualitative distinction between contributions from different layers can be made. The SiO x layer used here is nearly 100% transparent over all the investigated range. The ITO is responsible for all absorption at wavelengths above 600 nm, for which the very thin a-Si:H layer absorbs negligibly. Below 400 nm, both the ITO and a-Si:H contribute to parasitic absorption, but the clear majority of the absorption, originating from the 400 to 600 nm range and adding up to 1.6 mA/cm 2 , can be attributed to the a-Si:H contact layer.
One option to reduce the parasitic absorption observed in both simulations and measurements is to reduce the thickness of the a-Si:H hole contact. The external quantum efficiency (EQE) curves shown in Fig. 4 show just such an improvement in the blue wavelengths. However, thinning much below 8 nm results in a reduction in V oc and FF that we attribute to depletion of the hole contact by the adjacent n-type ITO layer [15] . As can be seen from the inset table, at 6 nm the contact layer is depleted to the point that the V oc and FF reduction dramatically outweighs the J sc benefit.
III. EXPERIMENTAL RESULTS
Fully processed devices were tested by the National Renewable Energy Laboratory (NREL). The certified current-voltage curve (J-V curve) and EQE characteristics shown in Figs. 5 and 6 indicate a record total-area efficiency of 17.12% and an activearea efficiency of 19.7%, where the active area is defined as the area within the aperture that is not shaded by metal. The V oc is 1.0919 V-the highest certified value for a CdTe solar cell-and, though the device has appreciable series resistance (discussed below)-there is no rollover in the J-V characteristics. The FF exceeds 70%, which is higher than typical record-V oc devices, for which FF is often sacrificed in order to artificially push V oc higher. efficiency polycrystalline cell. The majority of the difference in performance at wavelengths below 700 nm can be attributed to parasitic absorption-visible in Fig. 6 as the shaded region above the EQE-which, as previously discussed, is primarily in the a-Si:H hole contact layer. In addition, higher reflectance at the bounds of the visible spectrum contributes to the lower J sc to some extent, due to the nature of the antireflection coating design technique in which optimizing the location of the minimum was the primary goal. However, a significant contributor to the higher J sc , and thus the higher efficiency, of First Solar's polycrystalline cells is their lower bandgap. The approximately 1.41 eV bandgap found in polycrystalline devices is due to the incorporation of selenium. Because CdSeTe ternary alloys have a strong bowing parameter, the bandgap is reduced as selenium is introduced into the CdTe absorber [15] , [16] . This difference in bandgap alone is responsible for over 3 mA/cm 2 of potential photocurrent generation, amounting to a nearly 13% increase over the present monocrystalline J sc . For polycrystalline devices, lowering the bandgap in this manner may be possible while maintaining a relatively constant W oc , but adding selenium to monocrystalline devices is expected to have an outsized detriment on V oc because the change in lattice constant may result in a considerable reduction in epitaxial material quality. While the inability to collect these lower energy photons is unavoidable with a pure CdTe absorber, the transition to a less absorptive hole contact would allow us to remove 1.8 mA/cm 2 from the nearly 6 mA/cm 2 difference in the short-circuit current density between the two technologies. Potential candidate materials include high-work-function metal oxides, p-type dopable chalcogenides, and other II-VI materials. MoO x -an example of the first-has been used successfully in organic and silicon solar cells [18] ; CuZnS-an example of the second-has been attempted on similar CdTe solar cells but due to difficulties in processing, high efficiencies have not yet been realized; and ZnTe-an example of the third-has been attempted in CdTe cells with some success in increasing J sc but has yet to see voltages beyond 1 V [19] . Table I lists the in-house measured device parameters from the best cells across the same wafer in which all of the discussed optimizations have been utilized. In all cases, the V oc is above 1 V, while the FF is over 70%. The maximum activearea efficiency of 20.3% was measured on a cell with considerable metal coverage explaining the large difference between the total-area and active-area J sc . In the case of the best measured voltage of 1.11 V, the W oc of 0.39 V is considerably lower than the polycrystalline record device. A comparison of published V oc data spanning the past two decades, as gathered by Repins et al. is plotted versus the corresponding minority carrier lifetime in Fig. 7 [21] . A considerable gap in both V oc and carrier lifetime within the device is present in comparison to both the larger grouping of polycrystalline cells as well as to the more recent monocrystalline devices developed by NREL [3] . The double-heterostructure design utilized in conjunction with a thinner monocrystalline absorber leads to bulk minority carrier lifetimes sufficient to provide diffusion lengths longer than the absorber thickness.
IV. LOSS ANALYSIS
The J-V curve of the device with the best total-area efficiency was fitted with a one-diode model based on the model developed by Merten et al. [22] , as shown in Fig. 8 . The parameters used in the model are listed in Table II . The slight slope around short circuit can be fit well with a parallel resistance of only 5 kΩ·cm 2 , indicative of slight shunting responsible for a 0.6% FF loss. However, to properly reproduce the shape of the J-V curve between -1 V and the maximum power point (MPP), an additional imperfect collection term has to be used, which we model with a mobility-lifetime product of 3.3 × 10 -6 cm 2 /V, responsible for another 1.3% FF loss. Although such a mobility-lifetime product may be unphysical given the microsecond-range lifetime observed in undoped samples, bulk carrier lifetimes within the actual solar cell devices are shorter due to the increased doping concentration (see Fig. 7 ). The convex shape of the J-V curve between -1 V and MPP is a characteristic of a collection issue and not (Ohmic nor non-Ohmic) shunting. The transport-related origin of this FF loss is also confirmed by its absence from variable-illumination V oc (commonly called Suns V oc ) measurements which were carried out on devices of the same design, showing a large discrepancy between 1-sun FF and the calculated pseudo-FF (a value greater than 80%).
Series resistance is the largest of the loss mechanisms, and an over 7% (absolute) improvement in FF is expected if the resistance can be reduced. About 1% can be attributed to the front electrode (120 Ω/ sheet resistance of the front ITO, resistive losses in the finger, and contact resistance). The origin of the remaining 6% loss is under investigation, and likely originates in the numerous barriers to charge extraction between the CdTe absorber and the electrodes. The extraction of holes from the p-type a-Si:H to the ITO is expected to yield less than 0.5% loss based on the high FF values attained in silicon heterojunction cells using the same structure [10] , leaving more than 5.5% FF loss in the II-VI stack and MgCdTe/a-Si:H interface. Electron transport from the CdTe buffer to the InSb wafer and rear metal is expected to be negligible due to the high doping in all layers and the low bandgap of InSb. Indeed, a contact resistance of only 0.013 Ω·cm 2 was extracted for the CdTe/InSb interface from vertical transport measurements on test structures composed of a single CdTe/InSb interface [23] . The two MgCdTe barriers probably contribute most to the loss, though the share between the front and rear layers is uncertain. The ratio between the conduction and valence band offsets between MgCdTe and CdTe is also not precisely known for the different compositions used. In addition to the difference in magnesium composition, different doping densities and thicknesses are used in the front and rear. Varying the thickness and composition of these two barriers would help us to elucidate the transport losses and to find an optimum barrier for each side that would minimize the resistance to the extraction of majority carriers while maintaining a low IRV [24] .
V. CONCLUSION
Monocrystalline CdTe double-heterostructure solar cells are an excellent platform to explore the materials problems responsible for the low V oc previously exhibited in CdTe solar cells. With the passing of the 1 V benchmark, rapid progress has been made in driving the efficiency in monocrystalline CdTe devices ever closer to the record set by polycrystalline thin films. A CdTe solar cell with a total-area efficiency of 18.5% and an active-area efficiency of 20.3% measured at ASU, and a cell with an NRELcertified total-area efficiency of 17.1% are presented. Parasitic absorption in the a-Si:H hole contact is believed to be the dominant J sc loss mechanism. Fitting of the J-V curves indicate that an over 7% absolute loss in FF can be explained through series resistance alone, with much of this loss (5.5%) thought to be caused by the MgCdTe barrier layers themselves. Reducing the valence band offset in the front barrier layer, or mitigating its effect by using a higher work-function hole contact, is essential in realizing this potential 5.5% absolute increase in FF. ZnCdTe barrier layers would have a more desirable valence band offset, yet their growth would be difficult in high-quality monocrystalline devices due to the major lattice mismatch associated with the zinc compositions necessary for the wide-bandgap layer.
